

STF7N80K5, STFI7N80K5

N-channel 800 V, 0.95 Ω typ., 6 A MDmesh™ K5 Power MOSFETs in TO-220FP and I²PAKFP packages

Datasheet - production data



Figure 1: Internal schematic diagram



Features

Order code	VDS	R _{DS(on)} max.	ID	Ртот
STF7N80K5	800 V	120	6 A	25 W
STFI7N80K5	600 V	1.2 12	ΰA	20 11

- Industry's lowest R_{DS(on)} x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

• Switching applications

Description

These very high voltage N-channel Power MOSFETs are designed using MDmesh[™] K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STF7N80K5		TO-220FP	Tuba
STFI7N80K5	7N80K5	I²PAKFP (TO-281)	Tube

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	9
4	Packag	e information	10
	4.1	TO-220FP package information	11
	4.2	IPAKFP (TO-281) package information	13
5	Revisio	n history	



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vgs	Gate-source voltage	±30	V
ID ⁽¹⁾	Drain current (continuous) at $T_C = 25 \text{ °C}$	6	А
I _D ⁽¹⁾	Drain current (continuous) at Tc = 100 °C	3.8	А
I _{DM} ⁽²⁾	Drain current (pulsed)	24	А
P _{TOT}	Total dissipation at $T_c = 25 \ ^{\circ}C$	25	W
dv/dt (3)	Peak diode recovery voltage slope	4.5	1//20
dv/dt (4)	MOSFET dv/dt ruggedness	50	V/ns
Viso	Insulation withstand voltage (RMS) from all three leads to external heat sink (t=1 s; T_c= 25 °C)	2500	V
Tj	Operating junction temperature range	- 55 to 150	ംറ
T _{stg}	Storage temperature range	- 55 10 150	U

Notes:

⁽¹⁾Limited by package.

 $^{(2)}\mbox{Pulse}$ width limited by safe operating area

 $^{(3)}I_{SD}$ ≤6 A, di/dt ≤100 A/µs, V_{DS(peak)} ≤V(BR)_{DSS}

 $^{(4)}\mathsf{V}_\mathsf{DS} \leq 640 \; \mathsf{V}$

Table 3: Thermal data

Symbol	Parameter	Value	Unit
Rthj-case	Thermal resistance junction-case	5	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	62.5	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T _{jmax})	2	А
Eas	Single pulse avalanche energy (starting $T_j = 25 \text{ °C}$, $I_D = I_{AR}$, $V_{DD} = 50 \text{ V}$)	88	mJ



2 **Electrical characteristics**

 $T_C = 25$ °C unless otherwise specified

Table 5: On/off-state						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	V_{GS} = 0 V, I_D = 1 mA	800			V
		$V_{GS} = 0 V, V_{DS} = 800 V$			1	μA
I _{DSS} Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 800 V$ $T_{C} = 125 °C (1)$			50	μA	
Igss	Gate body leakage current	$V_{DS} = 0 V$, $V_{GS} = \pm 20 V$			±10	μA
VGS(th)	Gate threshold voltage	$V_{DD} = V_{GS}, I_D = 100 \ \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 3 \text{ A}$		0.95	1.2	Ω

Notes:

⁽¹⁾Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	360	-	pF
Coss	Output capacitance	V _{DS} = 100 V, f = 1 MHz,	-	30	-	pF
Crss	Reverse transfer capacitance	$V_{GS} = 0 V$	-	1	-	pF
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	V _{DS} = 0 to 640 V, V _{GS} = 0 V	-	47	-	pf
Co(er) ⁽²⁾	Equivalent capacitance energy related	$v_{\rm DS} = 0.0040$ V, $v_{\rm GS} = 0.0$	-	20	-	pf
Rg	Intrinsic gate resistance	f = 1 MHz, I _D =0 A	-	6	-	Ω
Qg	Total gate charge	V _{DD} = 640 V, I _D = 6 A	-	13.4	-	nC
Qgs	Gate-source charge	V _{GS} = 0 to 10 V	-	3.7	-	nC
Q _{gd}	Gate-drain charge	(see Figure 16: "Test circuit for gate charge behavior")	-	7.5	-	nC

Table 6: Dynamic

Notes:

 $^{(1)}C_{\text{o}(tr)}$ is a constant capacitance value that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.

 $^{(2)}C_{o(er)}$ is a constant capacitance value that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 80% VDSS.



STF7N80K5, STFI7N80K5

Electrical characteristics

_	Table 7: Switching times							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
t _{d(on)}	Turn-on delay time	V_{DD} = 400 V, I_D = 3 A,	-	11.3	-	ns		
tr	Rise time	$R_G = 4.7 \Omega$	-	8.3	-	ns		
t _{d(off)}	Turn-off delay time	V _{GS} = 10 V	-	23.7	-	ns		
t _f	Fall time	(see Figure 15: "Test circuit for resistive load switching times" and Figure 20: "Switching time waveform")	-	20.2	-	ns		

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Isd	Source-drain current		-		6	А
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		24	А
V _{SD} ⁽²⁾	Forward on voltage	$I_{SD} = 6 \text{ A}, V_{GS} = 0 \text{ V}$	-		1.5	V
trr	Reverse recovery time	$I_{SD} = 6 \text{ A}, \text{ di/dt} = 100$	-	315		ns
Qrr	Reverrse recovery charge	A/μs,V _{DD} = 60 V (see <i>Figure 17: "Test circuit</i>	-	2.8		μC
I _{RRM}	Reverse recovery current	for inductive load switching and diode recovery times")	-	17.5		А
trr	Reverse recovery time	$I_{SD} = 6 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	480		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{j} = 150 \text{ °C}$ (see Figure 17: "Test circuit	-	3.8		μC
Irrm	Reverse recovery current	for inductive load switching and diode recovery times")	-	16		А

Notes:

⁽¹⁾Pulse width limited by safe operating area

 $^{(2)}\text{Pulsed:}$ pulse duration = 300 $\mu\text{s},$ duty cycle 1.5%

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _(BR) GSO	Gate-source breakdown voltage	$I_{GS}=\pm 1$ mA, $I_{D}=0$ A	±30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.











STF7N80K5, STFI7N80K5

Electrical characteristics





57





Electrical characteristics

STF7N80K5, STFI7N80K5





3 Test circuits









4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.



57

4.1 TO-220FP package information



Package information

STF7N80K5, STFI7N80K5

Table 10: TO-220FP package mechanical data					
Dim		mm			
Dim.	Min.	Тур.	Max.		
A	4.4		4.6		
В	2.5		2.7		
D	2.5		2.75		
E	0.45		0.7		
F	0.75		1		
F1	1.15		1.70		
F2	1.15		1.70		
G	4.95		5.2		
G1	2.4		2.7		
н	10		10.4		
L2		16			
L3	28.6		30.6		
L4	9.8		10.6		
L5	2.9		3.6		
L6	15.9		16.4		
L7	9		9.3		
Dia	3		3.2		



4.2 I²PAKFP (TO-281) package information



Figure 22: I²PAKFP (TO-281) package outline



Package information

formation		STF	7N80K5, STFI7N80K5	
Table 11: I ² PAKFP (TO-281) mechanical data				
Dim.	mm			
	Min.	Тур.	Max.	
А	4.40		4.60	
В	2.50		2.70	
D	2.50		2.75	
D1	0.65		0.85	
E	0.45		0.70	
F	0.75		1.00	
F1			1.20	
G	4.95		5.20	
Н	10.00		10.40	
L1	21.00		23.00	
L2	13.20		14.10	
L3	10.55		10.85	
L4	2.70		3.20	
L5	0.85		1.25	
L6	7.50	7.60	7.70	



5 Revision history

Table 12: Document r	evision history
----------------------	-----------------

Date	Revision	Changes	
11-Oct-2013	1	First release. Part numbers previously included in datasheet DocID023448	
05-Jul-2017	2	Modified features on cover page. Modified Table 2: "Absolute maximum ratings", Table 7: "Switching times" and Table 9: "Gate-source Zener diode". Minor text changes.	



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

